Show sidebar

Lottery Simulation-Profit Or Loss-Part 05, by Sudarshan Iyengar

,

Lottery Simulation-Profit Or Loss-Part 06, by Sudarshan Iyengar

,

Lottery Simulation-Profit Or Loss, by Sudarshan Iyengar

,

Lower Bounds Lock Free Synchronization,Load Stealing, by Subodh Kumar

,

Lstm, by Ramaseshan R

,

Machine Learning Algorithm K-Means Using Map Reduce for Big Data Analytics, by Rajiv Misra

,

Machine Learning, Perceptron, Linearly Separable, by Ramaseshan R

,

Machine Translation, by Ramaseshan R

,

Magic Square Hit and Trial 01, by Sudarshan Iyengar

,

Magic Square Hit and Trial 02, by Sudarshan Iyengar

,

Magic Square Hit and Trial 03, by Sudarshan Iyengar

,

Magic Square Hit and Trial 04, by Sudarshan Iyengar

,

Magic Square Hit and Trial 05, by Sudarshan Iyengar

,

Mapping the Output Layer to Softmax, by Ramaseshan R

,

MapReduce Examples, by Rajiv Misra

,

Matrix Operations Explained, by Ramaseshan R

,

Matrix, by Ragunathan Rengasamy

,

Max Flow is P-Complete for NC-Reductions, by Sajith Gopalan

,

Memory Consistency & Performance Issues, by Subodh Kumar

,

Memory Consistency, by Subodh Kumar

,

Mesh of Trees, Hypercube, by Sajith Gopalan

,

Model Checking Algorithm, by Santosh Biswas

,

Modeling Epidemics on Complex Networks, by Sudarshan Iyengar

,

Modeling Techniques – 1, by Prof.Arnab Sarkar

,

Modeling Techniques – 2, by Prof.Arnab Sarkar

,

Models of Parallel Computation,Complexity, by Subodh Kumar

,

Modern Ethernet, by Sujoy Ghosh

,

Module 1.1: Introduction to the Course, by V. Kamakoti

,

Module 1.2: CMOS Transistors and Gates, by V. Kamakoti

,

Module 1.3: Basic Gates, by V. Kamakoti

,

Module 1.4: Building Gates Using Simulator, by V. Kamakoti

,

Module 1.5: Hierarchical Design and Verification, by V. Kamakoti

,

Module 1.6: Building Blocks of a Digital Computer, by V. Kamakoti

,

Module 2.1: Binary Number Systems, by V. Kamakoti

,

Module 2.2: Signed Number Systems, by V. Kamakoti

,

Module 2.3: Two’S Complement Number System, by V. Kamakoti

,

Module 2.4: Binary Adder Circuits, by V. Kamakoti

,

Module 2.5: Building the ALU of HACK, by V. Kamakoti

,

Module 2.6: HACK ALU Functionality, by V. Kamakoti

,

Module 3.1: Sequential Logic Design, by V. Kamakoti

,

Module 3.2: Latches and Flipflops, by V. Kamakoti

,

Module 3.3: The Memory Hierarchy, by V. Kamakoti

,

Module 3.4: Design of Program Counter, by V. Kamakoti

,

Module 3.5: Introduction to Computer Organization: The HACK Instruction Set Architecture (ISA), by V. Kamakoti

,

Module 3.6 Memory Mapped I/O, by V. Kamakoti

,

Module P1: Tips for Project P01, by V. Kamakoti

,

Module P2: Tips for Projects P02 and P03, by V. Kamakoti

,

Module P3: Tips for Project 04, by V. Kamakoti

,

Module P4: Tips for Project 04, by V. Kamakoti

,

Monte Hall : 3 Doors and a Twist 01, by Sudarshan Iyengar

,